






01








Intel Turbo mode only






04



Ivy Bridge Processor (POWER) CPU

Ivy Bridge Processor (GRAPHIC POWER) CPU/OEV/PIV






Processor Strapping CPU/VGA


The CFG signals have a default value of "1" if not terminated on the board.

Pin Name	Configuration	
CFG2 (PEG Static Lane Reversal -> 16 Lane)	1=Normal Operation 0=Lane Reversed	
CFG3 (Reserved)		
CFG4 (DP Presence Strap)	1=Disable; No physical DP attached to eDP 0=Enable; An ext DP device is connected to eDP	
CFG5 CFG6 (PCIe Bifurcation)	00=x8,x4,x4 - Device 1 function 1 and 2 enable 01=Reserved - (Device 1 function 1 disable ; function 2 enable) 10=x8,x8 -Device 1 function 1 enable ; function 2 enable 11=(Default) x16 -Device 1 function 1 and 2 disable	
CFG7 (PEG Defer Training)	1=PEG train immediately following xxRESETB de assertion 0=PEG wait for BIOS training	

DDR3 VREF DQ (M3) S3P




Cougar Point (DMI, FDI, PM) **CLG**




Near chipset




PCH **CLG/PIV/S3P**
Pull-high/low



System
PWR OK



Cougar Point (LVDS,DDI) **CLG/CRU/LDU**




L_DDC_DATA	1 – LVDS ENABLE
	0 – LVDS DISABLE
SDVO_CTRLDATA	1 – PORT B Detected
	0 – PORT B Disable

CRT IMPEDANCE MATCHING

CRU



Deep Sx



Net Name	Deep Sx Support	Deep Sx No Support
AC_PRESENT	Rb,Rc stuff	Ra stuff
SUS_PWR_ACK	Re stuff	Re stuff
SUSACK#_R	Rd stuff	
DPWROK	Rg stuff	Rf stuff
SLP_SUS	Rh stuff	Rh No stuff




Quanta Computer Inc.

PROJECT : MTC MTC D


Cougar Point 1/6

Size	Document Number	Rev
	Cougar Point 1/6	A1
Date:	Friday, December 28, 2012	Sheet 7 of 49


Cougar Point-M (PCI,USB,NVRAM) CLG/DEG




OC[0:3]# can only be use for EHCI1
OC[4:7]# can only be use for EHCI2




CLG/S3P/NS3P/VGA/UGA



CLK_REQ/Strap Pin





SMBus/Pull-up CLG



	33MHz	27MHz	48/24MHz	14.318MHz	25MHz
CLK_FLEX0	●	●	●	●	
CLK_FLEX1		●	●	●	
CLK_FLEX2	●	●		●	●
CLK_FLEX3		●	●		

Cougar Point (GPIO,VSS NCTF,RSVD) **CLG**




Board ID 16	default
Celeron CPU	H
i3 CPU	L

Board ID 17	default
i5 CPU	H
i7 CPU	L

BOARD_ID15	default
EDP	H
LVDS	L



ID_Detect	default
Metal/IMR	H
TEXTURE	L

BOARD ID SETTING CLG/PX/OEV/UGA/CLG-Strap


[illegible]

		Description	ID9	ID10	ID11
9	u020/nscc/u020	ULU-2 and W/O P, USB Port	L	L	L
	u030/nscc/u030	ULU-2 and W/O S&C UR-2	L	L	L
	u030/nscc/u030	ULU-2 and W/O S&C UR-3	H	L	H
	u030/scsc/u030	ULU-2 and W/S&C UR-2	L	H	L
	u030/scsc/u030	ULU-2 and W/S&C UR-3	H	H	H


U3@	S&C@	UR@
NU3@	NS&C@	NUR@








DDR Power Decoupling DDR




DDR3 VREF CA

DDR




DDR3 VREF DQ (M1) DDR






SMBUS ISOLATE

DDR



H=4 (Rev)





$$\text{PEX_IOVDD} + \text{PEX_IOVDDQ} = 3.3\text{A}$$





**PEX_PLL_HVDD + PEX_SVDD_3V3
= 210mA**






PEX_PLLVDD = 150mA



PCIE (CLK_REQ)


















FBVDDQ


Check PUN for Fianl Value on M.P



ODTx, CKEx, RST (Termination)









 Quanta Computer Inc. PROJECT : MTC_MTC		Rev A1A
Size	Document Number	
N14x (XTAL/CRT I/F)		
Date:	Friday, December 28, 2012	Sheet 18 of 49




SMBUS [Thermal]





NVDD = 32.22 ~ 26.66 A


+VGPU_CORE




VDD33 = 85mA




Power down sequence



for meet Power down sequence for +3V_GFX





Power up sequence



Quanta Computer Inc.

PROJECT : MTC_MTC

Size	Document Number	Rev
	N14x (Power/GND)	A1A
Date:	Friday, December 28, 2012	Sheet 21 of 49







16.22 VMA_DQ[63..0]
16.22 VMA_DM[7..0]
16.22 VMA_WDQS[7..0]
16.22 VMA_RDQS[7..0]

RANK1: 256MB/512MB DDR3





23

DataBus [0:31]

DataBus [64:32]



VRAM De-Coupling



D

D

C


C

B

B

A





A

		Quanta Computer Inc.	
		PROJECT : MTC_MTCB	
Size	Document Number	Rev	
		A1A	
Thames_M2/ Baco			
Date:	Friday, December 28, 2012	Sheet	25 of 49


26




HDMI Conn HDM/HMU/HMV




HDMI-HPD HDM/HMU/HMV


HDMI
LEVEL
SHIFT


HDM/HMU/HMV



HDMI-SMBus HDM/HMU/HMV







	R333	R334	R316	R318	R327	R321	R313	R308	R315
14566	V	V	V	V	V	V	V	V	V
14600	V	V	V	V	V	V	V	V	V
14617(with CB2)	V	V	V	V	V	V	V	V	V
14617(no CB2)	V	V	V	V	V	V	V	V	V
14641/14642/14644	V	V	V	V	V	V	V	V	V
14640	V	V	V	V	V	V	V	V	V

SW2	SW3	14600
CB0	CB1	Status
0	0	Auto mode
0	1	Force dedicated charger mode
1	0	Pass-Through(USB) mode
1	1	pass-through(USB) with CDP Emulation

2013 Chief River/Brazos

Charger , AM
Charger , FM
USB , PM
USB , CM

SW3	SW2	14641
CB1	CB0	Status
0	0	2A Auto mode for Apple device
1	0	Force 1A for Apple device
0	1	Pass-Through(USB) mode
1	1	pass-through(USB) with CDP Emulation




2013 Shark bay / Kabini

Charger , AM2
Charger , AP1
USB , PM
USB , CM

SW3	SW2	14644
CB1	CB0	Status
0	0	2A Auto mode for Apple device
1	0	Force dedicated charger mode
0	1	Pass-Through(USB) mode
1	1	pass-through(USB) with CDP Emulation

Charger , AM2
Charger , FM
USB , PM
USB , CM

SW3	SW2	14642
CB1	CB0	Status
X	0	2A Auto mode for Apple device
0	1	Pass-Through(USB) mode
1	1	pass-through(USB) with CDP Emulation

Charger , AM2
USB , PM
USB , CM





USB CONNECT
LEFT1(ULU)

<U3B/USB>





USB 3.0
Rdriver IC

<U3B>


USB3.0 re-driver IC



Control pins setting			
EN_RXD	Device function	CM	Device function
1 (default)	Normal Operation	0 (default)	Normal Operation
0	Sleep Mode	1	Compliance Test Mode


USB CONNECT
LEFT2(ULD)

ULD






SATA HDD



HDD



SATA ODD <ODD>













SMBUS	Devices	Address
1	Battery(A)	
2	PCH(S5)	
	G-sensor(S0)	
	CPU Thermal(A)	98H
	IDROM(A)	
3	VGA Thermal(A or S0)	98H
	CEC(A)	
	MMIO(A)	




	Capetown@Aswan@		EV@ / IV@
MS Strap	SKU_STRAP_1	SKU_STRAP_2	SKU_STRAP_3
13" UMA	0	0	0
13" DIS	0	0	1
14" Capetown UMA	0	1	0
14" Capetown DIS	0	1	1
17" Aswan UMA	0	0	0
17" Aswan DIS	0	0	1




TP board <TPD>



LED BATTERY




RF LED LED




39

POWER LED




ESD Protect LED


FOR BATTERY LED




FOR W-LAN LED




FOR Power LED



EMI EMI



P1







Quanta Computer Inc.

PROJECT : MTC MTCD

Size	Document Number DDR1.5V
------	-----------------------------------


Date: Friday, December 28, 2012

Rev	A1A
-----	-----

A1A

Date: Friday, December 28, 2012 Sheet 42 of 49


1




Quanta Computer Inc.

PROJECT : MTC_MTC

Size	Document Number	Rev
	+VCCSA(TI51461)	A1A
Date:	Friday, December 28, 2012	Sheet 44 of 49




P7






Quanta Computer Inc.

PROJECT :MTC_MTC

Size	Document Number +1.8V/Discharge	Rev A1A
Date: Friday, December 28, 2012		Sheet 46 of 49





$$V_{out1} = (1 + R_g/R_h) \cdot 0.5$$

(Peak 6.000A ,AVG 4.200A)
Total capacitor : 22uF

Model		REV	CHANGE LIST			MODEL			MTC/MTCD		
						PAGE	FROM	To			
MTC/MTCD	A1A	Schematic Release				1	1A				
	B2A	Page 47: Reverse PR106 and 8812A-PSI reverse 10K_4 PU to +3V_GPU				2	1A				
		Page 35: Add LAN Surge protection_and CN7 pin9 connect to GND				3	1A				
		Page 22: Change VRAM Footprint to follow BY3_VRAM				4	1A				
		Page 23: Change VRAM Footprint to follow BY3_VRAM				5	1A				
		Page 38: Add MOS to support LED_EC_pin change from low-active to high-active				6	1A				
		Page 27: Reverse R261,R275,R288,R281 for HDMI_EA_fail				7	1A				
		Page 43: Reverse PC196 and change PL11 footprint for support Celeron CPU and change PR121 value to 66.5K/F_4				8	1A				
		Page 5: Add_R9559/R9560 for support Celeron CPU				9	1A				
		Page 44: Change VCCSA schematic value to add i3@_for option i357 / Celeron CPU				10	1A				
		Page 38: Change HOLE1 to connect to GND				11	1A				
		Page 22: Del R635,R636,C648,C532,R501,R502 and change R634/R506 value to 160/F_4 for NV suggestion				12	1A				
		Page 23: Change VMA_ZQ1~4 netname to VMA_ZQ5~8 for layout				13	1A				
		Page 37: Change R166 Value to 100K_4_PD				14	1A				
						15	1A				
						16	1A				
						17	1A				
						18	1A				
					19	1A					
					20	1A					
					21	1A					
					22	1A					
					23	1A					
					24	1A					
					25	1A					
					26	1A					
					27	1A					
					28	1A					
					29	1A					
					30	1A					
	DOC NO. 204		PROJECT MODEL :	BY3E,BY4E	APPROVED BY:	DATE:					
		PART NUMBER:		DRAWING BY:	REVISION:						
						<div><div><div><div></div><div>Size</div></div><div><div>Document Number</div><div>Rev 1A</div></div></div><div><div>Quanta Computer Inc.</div><div>PROJECT : MTC_MTCDD</div><div>Change list</div><div>Date: Friday, December 28, 2012</div><div>Sheet 49 of 49</div></div></div>					